PIC16LC711-04/SS【PDF 17/177 页】IC MCU OTP 1KX14 A/D 20SSOP

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录3855

13页 14页 15页 16页 [17页]18页 19页 20页 21页

113

7593L–AVR–09/12

AT90USB64/128

The Output Compare Register A contains an 8-bit value that is continuously compared with the

counter value (TCNT0). A match can be used to generate an Output Compare interrupt, or to

generate a waveform output on the OC0A pin.

14.8.5

OCR0B – Output Compare Register B

The Output Compare Register B contains an 8-bit value that is continuously compared with the

counter value (TCNT0). A match can be used to generate an Output Compare interrupt, or to

generate a waveform output on the OC0B pin.

14.8.6

TIMSK0 – Timer/Counter Interrupt Mask Register

Bits 7..3, 0 – Res: Reserved bits

These bits are reserved bits and will always read as zero.

Bit 2 – OCIE0B: Timer/Counter Output Compare Match B Interrupt Enable

When the OCIE0B bit is written to one, and the I-bit in the Status Register is set, the

Timer/Counter Compare Match B interrupt is enabled. The corresponding interrupt is executed if

a Compare Match in Timer/Counter occurs, that is, when the OCF0B bit is set in the

Timer/Counter Interrupt Flag Register – TIFR0.

Bit 1 – OCIE0A: Timer/Counter0 Output Compare Match A Interrupt Enable

When the OCIE0A bit is written to one, and the I-bit in the Status Register is set, the

Timer/Counter0 Compare Match A interrupt is enabled. The corresponding interrupt is executed

if a Compare Match in Timer/Counter0 occurs, that is, when the OCF0A bit is set in the

Timer/Counter 0 Interrupt Flag Register – TIFR0.

Bit 0 – TOIE0: Timer/Counter0 Overflow Interrupt Enable

When the TOIE0 bit is written to one, and the I-bit in the Status Register is set, the

Timer/Counter0 Overflow interrupt is enabled. The corresponding interrupt is executed if an

overflow in Timer/Counter0 occurs, that is, when the TOV0 bit is set in the Timer/Counter 0 Inter-

rupt Flag Register – TIFR0.

14.8.7

TIFR0 – Timer/Counter 0 Interrupt Flag Register

Bits 7..3, 0 – Res: Reserved bits

These bits are reserved bits in the Atmel AT90USB64/128 and will always read as zero.

Bit

OCR0B[7:0]

OCR0B

Read/write

R/W

Initial value

Bit

543

–

OCIE0B

OCIE0A

TOIE0

TIMSK0

Read/write

R/W

Initial value

Bit

7654

––––

–OCF0B

OCF0A

TOV0

TIFR0

Read/write

RRRR

RR/W

R/W

Initial value

0000

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式